



July 2015

# FQT7N10L

## N-Channel QFET® MOSFET



100 V, 1.7 A, 350 mΩ

### Description

This N-Channel enhancement mode power MOSFET is produced using Fairchild Semiconductor's proprietary planar stripe and DMOS technology. This advanced MOSFET technology has been especially tailored to reduce on-state resistance, and to provide superior switching performance and high avalanche energy strength. These devices are suitable for switched mode power supplies, audio amplifier, DC motor control, and variable switching power applications.

### Features

- 1.7 A, 100 V,  $R_{DS(on)}=350\text{ m}\Omega(\text{Max.})$  @  $V_{GS}=10\text{ V}$ ,  $I_D=0.85\text{ A}$
- Low Gate Charge (Typ. 5.8 nC)
- Low  $C_{rss}$  (Typ. 10 pF)
- 100% Avalanche Tested



### Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$  unless otherwise noted

| Symbol         | Parameter                                                                     | FQT7N10L    | Unit                |
|----------------|-------------------------------------------------------------------------------|-------------|---------------------|
| $V_{DSS}$      | Drain-Source Voltage                                                          | 100         | V                   |
| $I_D$          | Drain Current - Continuous ( $T_A = 25^\circ\text{C}$ )                       | 1.7         | A                   |
|                | - Continuous ( $T_A = 70^\circ\text{C}$ )                                     | 1.36        | A                   |
| $I_{DM}$       | Drain Current - Pulsed (Note 1)                                               | 6.8         | A                   |
| $V_{GSS}$      | Gate-Source Voltage                                                           | $\pm 20$    | V                   |
| $E_{AS}$       | Single Pulsed Avalanche Energy (Note 2)                                       | 50          | mJ                  |
| $I_{AR}$       | Avalanche Current (Note 1)                                                    | 1.7         | A                   |
| $E_{AR}$       | Repetitive Avalanche Energy (Note 1)                                          | 0.2         | mJ                  |
| $dv/dt$        | Peak Diode Recovery $dv/dt$ (Note 3)                                          | 6.0         | V/ns                |
| $P_D$          | Power Dissipation ( $T_A = 25^\circ\text{C}$ )                                | 2.0         | W                   |
|                | - Derate above $25^\circ\text{C}$                                             | 0.016       | W/ $^\circ\text{C}$ |
| $T_J, T_{STG}$ | Operating and Storage Temperature Range                                       | -55 to +150 | $^\circ\text{C}$    |
| $T_L$          | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | 300         | $^\circ\text{C}$    |

### Thermal Characteristics

| Symbol          | Parameter                                 | Typ | Max  | Unit               |
|-----------------|-------------------------------------------|-----|------|--------------------|
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient * | --  | 62.5 | $^\circ\text{C/W}$ |

\* When mounted on the minimum pad size recommended (PCB Mount)

FQT7N10L N-Channel MOSFET

**Electrical Characteristics** $T_A = 25^\circ\text{C}$  unless otherwise noted

| Symbol                                                 | Parameter                                             | Test Conditions                                                                            | Min | Typ   | Max  | Unit                |
|--------------------------------------------------------|-------------------------------------------------------|--------------------------------------------------------------------------------------------|-----|-------|------|---------------------|
| Off Characteristics                                    |                                                       |                                                                                            |     |       |      |                     |
| $BV_{DSS}$                                             | Drain-Source Breakdown Voltage                        | $V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$                                        | 100 | --    | --   | V                   |
| $\Delta BV_{DSS} / \Delta T_J$                         | Breakdown Voltage Temperature Coefficient             | $I_D = 250\text{ }\mu\text{A}$ , Referenced to $25^\circ\text{C}$                          | --  | 0.1   | --   | V/ $^\circ\text{C}$ |
| $I_{DSS}$                                              | Zero Gate Voltage Drain Current                       | $V_{DS} = 100\text{ V}, V_{GS} = 0\text{ V}$                                               | --  | --    | 1    | $\mu\text{A}$       |
|                                                        |                                                       | $V_{DS} = 80\text{ V}, T_C = 125^\circ\text{C}$                                            | --  | --    | 10   | $\mu\text{A}$       |
| $I_{GSSF}$                                             | Gate-Body Leakage Current, Forward                    | $V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$                                                | --  | --    | 100  | nA                  |
| $I_{GSSR}$                                             | Gate-Body Leakage Current, Reverse                    | $V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$                                               | --  | --    | -100 | nA                  |
| On Characteristics                                     |                                                       |                                                                                            |     |       |      |                     |
| $V_{GS(th)}$                                           | Gate Threshold Voltage                                | $V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$                                            | 1.0 | --    | 2.0  | V                   |
| $R_{DS(on)}$                                           | Static Drain-Source On-Resistance                     | $V_{GS} = 10\text{ V}, I_D = 0.85\text{ A}$                                                | --  | 0.275 | 0.35 | $\Omega$            |
|                                                        |                                                       | $V_{GS} = 5\text{ V}, I_D = 0.85\text{ A}$                                                 | --  | 0.300 | 0.38 |                     |
| $g_{FS}$                                               | Forward Transconductance                              | $V_{DS} = 30\text{ V}, I_D = 0.85\text{ A}$ (Note 4)                                       | --  | 2.75  | --   | S                   |
| Dynamic Characteristics                                |                                                       |                                                                                            |     |       |      |                     |
| $C_{iss}$                                              | Input Capacitance                                     | $V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$<br>$f = 1.0\text{ MHz}$                       | --  | 220   | 290  | pF                  |
| $C_{oss}$                                              | Output Capacitance                                    |                                                                                            | --  | 55    | 72   | pF                  |
| $C_{rss}$                                              | Reverse Transfer Capacitance                          |                                                                                            | --  | 12    | 15   | pF                  |
| Switching Characteristics                              |                                                       |                                                                                            |     |       |      |                     |
| $t_{d(on)}$                                            | Turn-On Delay Time                                    | $V_{DD} = 50\text{ V}, I_D = 7.3\text{ A},$<br>$R_G = 25\text{ }\Omega$<br><br>(Note 4, 5) | --  | 9     | 30   | ns                  |
| $t_r$                                                  | Turn-On Rise Time                                     |                                                                                            | --  | 100   | 210  | ns                  |
| $t_{d(off)}$                                           | Turn-Off Delay Time                                   |                                                                                            | --  | 17    | 45   | ns                  |
| $t_f$                                                  | Turn-Off Fall Time                                    |                                                                                            | --  | 50    | 110  | ns                  |
| $Q_g$                                                  | Total Gate Charge                                     | $V_{DS} = 80\text{ V}, I_D = 7.3\text{ A},$<br>$V_{GS} = 5\text{ V}$<br><br>(Note 4, 5)    | --  | 4.6   | 6.0  | nC                  |
| $Q_{gs}$                                               | Gate-Source Charge                                    |                                                                                            | --  | 1.0   | --   | nC                  |
| $Q_{gd}$                                               | Gate-Drain Charge                                     |                                                                                            | --  | 2.6   | --   | nC                  |
| Drain-Source Diode Characteristics and Maximum Ratings |                                                       |                                                                                            |     |       |      |                     |
| $I_S$                                                  | Maximum Continuous Drain-Source Diode Forward Current | --                                                                                         | --  | 1.7   | A    |                     |
| $I_{SM}$                                               | Maximum Pulsed Drain-Source Diode Forward Current     | --                                                                                         | --  | 6.8   | A    |                     |
| $V_{SD}$                                               | Drain-Source Diode Forward Voltage                    | $V_{GS} = 0\text{ V}, I_S = 1.7\text{ A}$                                                  | --  | --    | 1.5  | V                   |
| $t_{rr}$                                               | Reverse Recovery Time                                 | $V_{GS} = 0\text{ V}, I_S = 7.3\text{ A},$                                                 | --  | 70    | --   | ns                  |
| $Q_{rr}$                                               | Reverse Recovery Charge                               | $dI_F / dt = 100\text{ A}/\mu\text{s}$ (Note 4)                                            | --  | 140   | --   | nC                  |

**Notes:**

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2.  $L = 26\text{ mH}, I_{AS} = 1.7\text{ A}, V_{DD} = 25\text{ V}, R_G = 25\text{ }\Omega$ , Starting  $T_J = 25^\circ\text{C}$
3.  $I_{SD} \leq 7.3\text{ A}, dI/dt \leq 300\text{ A}/\mu\text{s}, V_{DD} \leq BV_{DSS}$ , Starting  $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width  $\leq 300\mu\text{s}$ , Duty cycle  $\leq 2\%$
5. Essentially independent of operating temperature

## Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

## Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-Resistance Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs. Ambient Temperature








Figure 11. Transient Thermal Response Curve



### Gate Charge Test Circuit & Waveform




### Resistive Switching Test Circuit & Waveforms



### Unclamped Inductive Switching Test Circuit & Waveforms




# Peak Diode Recovery dv/dt Test Circuit & Waveforms




THIS DRAWING IS THE PROPERTY OF FAIRCHILD SEMICONDUCTOR CORPORATION. NO USE THEREOF SHALL BE MADE OTHER THAN AS A REFERENCE FOR PROPOSALS AS SUBMITTED TO FAIRCHILD SEMICONDUCTOR CORPORATION FOR JOBS TO BE EXECUTED IN CONFORMITY WITH SUCH PROPOSALS UNLESS THE CONSENT OF SAID FAIRCHILD SEMICONDUCTOR CORPORATION HAS PREVIOUSLY BEEN OBTAINED. NO PART OF THIS DRAWING SHALL BE COPIED OR DUPLICATED OR ITS CONTENTS DISCLOSED. THE INFORMATION CONTAINED ON THIS DRAWING IS CONFIDENTIAL AND PROPRIETARY.



**APPROVED**  
July-14-2008



| REVISIONS |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |             |           |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------|-----------|
| LTR       | DESCRIPTION                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | DATE        | NAME/SITE |
| A         | RELEASE TO DOCUMENT CONTROL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | JAN.25.1996 | TL/FSCP   |
| 2         | CHG DWG TEMPLATE FR NATIONAL TO FAIRCHILD; CHG DIM STYLE FR DUAL INCH[MM] TO SINGLE, MM; CHG LD WID FR 0.74 $\frac{1}{32}$ TO 0.60-0.84; REMOVE PKG THICK DIM (1.6); CHG TOTAL PKG HT FR 1.80 TO 1.80 MAX; CHG FOOT LANDING DIM FR 0.91 MIN TO 0.60 MIN; CHG LD THICKNESS FR 0.35 $\frac{1}{32}$ TO 0.20-0.35; ADD DRAFT ANGLE OF MOLDED BODY TOP & BOT; CHG LD LGTH TO PKG EDGE DIM TO BASIC; CHG LD PITCH FR 2.29 BS TO 2.30 BS; CHG BODY WID FR 3.56 $\frac{1}{16}$ TO 3.30; CHG BODY LN FR 6.52 $\frac{1}{16}$ TO 6.30; CHG TOTAL PKG WID FR 6.94 $\frac{1}{16}$ TO 7.30; CHG PAD SIZE FR 0.99 MAX TO 0.95; CHG PAD PITCH FR 2.286 TO 2.30; CHG THERMAL TAB SIZE FR 3.28 MAX TO 3.25; CHG PAD SIZE FR 1.5 TO 1.90; CHG PAD SPACE FR 6.3 TO 6.10; CHG NOTE '2' TO 'A' W/O DATE; DEL NOTE ON LD FINISH; ADD NOTES B, C, D, E & F. | 12FEB08     | LZSC/FSCP |




LAND PATTERN RECOMMENDATION



NOTES: UNLESS OTHERWISE SPECIFIED

- A) DRAWING BASED ON JEDEC REGISTRATION TO-261, VARIATION AA.
- B) DIMENSIONS ARE INCLUSIVE OF BURRS, MOLD FLASH AND TIE BAR EXTRUSIONS.
- C) ALL DIMENSIONS ARE IN MILLIMETERS.
- D) DRAWING CONFORMS TO ASME Y14.5M-1994.
- E) LANDPATTERN NAME: SOT230P700X180-4BN
- F) DRAWING FILENAME: MKT-MA04AREV2



**DETAIL A**  
SCALE: 2:1

| APPROVALS |                      | DATE           |                                                 |                |
|-----------|----------------------|----------------|-------------------------------------------------|----------------|
| DRAWN:    | J.U. COMPARATIVO JR. | 26FEB2008      |                                                 |                |
| CHECKED:  | L.Z. STA CRUZ        |                | <b>MOLDED PACKAGE</b><br><b>SOT-223, 4 LEAD</b> |                |
| APPROVED: | M.R. GESTOLE         |                |                                                 |                |
| G.S. BAJE |                      |                |                                                 |                |
|           |                      | SCALE          | SIZE                                            | DRAWING NUMBER |
|           |                      | 1:1            | A3                                              | MKT-MA04A      |
|           |                      | FORMERLY: N/A  |                                                 | REV 2          |
|           |                      | SHEET : 1 OF 1 |                                                 |                |



## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™  
AttitudeEngine™  
Awinda®  
AX-CAP®\*  
BitSiC™  
Build it Now™  
CorePLUS™  
CorePOWER™  
CROSSVOLT™  
CTL™  
Current Transfer Logic™  
DEUXPEED®  
Dual Cool™  
EcoSPARK®  
EfficientMax™  
ESBC™  
F®  
Fairchild®  
Fairchild Semiconductor®  
FACT Quiet Series™  
FACT®  
FastvCore™  
FETBench™  
FPS™

F-PFS™  
FRFET®  
Global Power Resource™  
GreenBridge™  
Green FPS™  
Green FPS™ e-Series™  
Gmax™  
GTO™  
IntelliMAX™  
ISOPLANAR™  
Making Small Speakers Sound Louder and Better™  
MegaBuck™  
MICROCOUPLER™  
MicroFET™  
MicroPak™  
MicroPak2™  
MillerDrive™  
MotionMax™  
MotionGrid®  
MTI®  
MTX®  
MVN®  
mWSaver®  
OptoHit™  
OPTOLOGIC®

OPTOPLANAR®  
Power Supply WebDesigner™  
PowerTrench®  
PowerXS™  
Programmable Active Droop™  
QFET®  
QS™  
Quiet Series™  
RapidConfigure™  
Saving our world, 1mW/W/kW at a time™  
SignalWise™  
SmartMax™  
SMART START™  
Solutions for Your Success™  
SPM®  
STEALTH™  
SuperFET®  
SuperSOT™-3  
SuperSOT™-6  
SuperSOT™-8  
SupreMOS®  
SyncFET™  
Sync-Lock™

SYSTEM GENERAL®\*  
TinyBoost®  
TinyBuck®  
TinyCalc™  
TinyLogic®  
TINYOPTO™  
TinyPower™  
TinyPWM™  
TinyWire™  
TranSiC™  
TriFault Detect™  
TRUECURRENT®\*  
μSerDes™  
SerDes®  
UHC®  
Ultra FRFET™  
UniFET™  
VCX™  
VisualMax™  
VoltagePlus™  
XS™  
Xsens™  
仙童®

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT <http://www.fairchildsemi.com>. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

| Datasheet Identification | Product Status        | Definition                                                                                                                                                                                          |
|--------------------------|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Advance Information      | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.                                                                       |
| Preliminary              | First Production      | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production       | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.                                               |
| Obsolete                 | Not In Production     | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.                                                    |

Rev. I77