



16-Bit 10 μ s Serial CMOS Sampling ANALOG-TO-DIGITAL CONVERTER

FEATURES


- 100kHz SAMPLING RATE
- 86dB SINAD WITH 20kHz INPUT
- ± 2 LSB INL
- DNL: 16 Bits No Missing Codes
- SIX SPECIFIED INPUT RANGES
- SERIAL OUTPUT
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 12-BIT ADS7808
- USES INTERNAL OR EXTERNAL REFERENCE
- 100mW MAX POWER DISSIPATION
- 0.3" SO-20
- SIMPLE DSP INTERFACE

DESCRIPTION

The ADS7809 is a complete 16-bit sampling Analog-to-Digital (A/D) converter using state-of-the-art CMOS structures. It contains a 16-bit capacitor-based Successive Approximation Register (SAR) A/D converter with sample-and-hold, reference, clock, and a serial data interface. Data can be outputted using the internal clock, or can be synchronized to an external data clock. The ADS7809 also provides an output synchronization pulse for ease of use with standard DSP processors.

The ADS7809 is specified at a 100kHz sampling rate, and specified over the full temperature range. Laser-trimmed scaling resistors provide various input ranges including ± 10 V and 0V to 5V, while an innovative design operates from a single +5V supply, with power dissipation under 100mW.

The ADS7809 is available in a 0.3" SO-20, and is fully specified for operation over the industrial -40°C to $+85^{\circ}\text{C}$ range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| | |
|-----------------------------------------------|-------------------------------------------------------------------|
| Analog Inputs: R1 _{IN} | ±25V |
| R2 _{IN} | ±25V |
| R3 _{IN} | ±25V |
| REF | V _{ANA} + 0.3V to AGND2 – 0.3V |
| CAP | Indefinite Short to AGND2, Momentary Short to V _{ANA} |
| Ground Voltage Differences: DGND, AGND2 | ±0.3V |
| V _{ANA} | 7V |
| V _{DIG} to V _{ANA} | +0.3 |
| V _{DIG} | 7V |
| Digital Inputs | –0.3V to V _{DIG} + 0.3V |
| Maximum Junction Temperature | +165°C |
| Internal Power Dissipation | 700mW |
| Lead Temperature (soldering, 10s) | +300°C |

NOTE: (1) Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION⁽¹⁾

| PRODUCT | MAXIMUM LINEARITY ERROR (LSB) | NO MISSING CODE LEVEL (LSB) | MINIMUM SIGNAL-TO-(NOISE + DISTORTION) RATIO (dB) | PACKAGE-LEAD | PACKAGE DESIGNATOR | SPECIFIED TEMPERATURE RANGE | PACKAGE MARKING | ORDERING NUMBER | TRANSPORT MEDIA, QUANTITY |
|-----------|-------------------------------|-----------------------------|---------------------------------------------------|--------------|--------------------|-----------------------------|-----------------|-----------------|---------------------------|
| ADS7809U | ±3 | 15 | 83 | SO-20 | DW | –40°C to +85°C | ADS7809U | ADS7809U | Rail, 38 |
| " | " | " | " | " | " | " | " | ADS7809U/1K | Tape and Reel, 1000 |
| ADS7809UB | ±2 | 16 | 86 | " | " | " | ADS7809UB | ADS7809UB | Rail, 38 |
| " | " | " | " | " | " | " | " | ADS7809UB/1K | Tape and Reel, 1000 |

NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

ELECTRICAL CHARACTERISTICS (Cont.)

At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $f_S = 100\text{kHz}$, $V_{\text{DIG}} = V_{\text{ANA}} = +5\text{V}$, using internal reference and fixed resistors as shown in Figure 4, unless otherwise specified.

| PARAMETER | CONDITIONS | ADS7809U | | | ADS7809UB | | | UNITS |
|-----------------------------------------------------|-----------------------------------------------------------------------|----------|-----|---------|-----------|-----|-----|----------------------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| DIGITAL OUTPUTS | | | | | | | | |
| Data Format | | | | | | | | |
| Data Co | | | | | | | | |
| Pipeline Delay | | | | | | | | |
| Data Clock | | | | | | | | |
| Internal (Output Only When Transmitting Data) | EXT/ $\overline{\text{INT}}$ LOW | | 2.3 | | | * | | MHz |
| External (Can Run Continually) | EXT/ $\overline{\text{INT}}$ HIGH | 0.1 | | 10 | * | | * | MHz |
| V_{OL} | $I_{\text{SINK}} = 1.6\text{mA}$ | | | +0.4 | | | * | V |
| V_{OH} | $I_{\text{SOURCE}} = 500\mu\text{A}$ | +4 | | | * | | * | V |
| Leakage Current | High-Z State, $V_{\text{OUT}} = 0\text{V}$ to V_{DIG} | | | ± 5 | | | * | μA |
| Output Capacitance | High-Z State | | | 15 | | | * | pF |
| POWER SUPPLIES | | | | | | | | |
| Specified Performance | Must be $\leq V_{\text{ANA}}$ | +4.75 | +5 | +5.25 | * | * | * | V |
| V_{DIG} | | +4.75 | +5 | +5.25 | * | * | * | V |
| V_{ANA} | | | 0.3 | | | * | | mA |
| I_{DIG} | | | 16 | | | * | | mA |
| I_{ANA} | | | | 100 | | * | * | mW |
| Power Dissipation: PWRD LOW | $V_{\text{ANA}} = V_{\text{DIG}} = 5\text{V}$, $f_S = 100\text{kHz}$ | | | | | * | * | mW |
| Power Dissipation: PWRD HIGH | | | 50 | | | * | * | μW |
| TEMPERATURE RANGE | | | | | | | | |
| Specified Performance | | -40 | | +85 | * | | * | $^{\circ}\text{C}$ |
| Derated Performance | | -55 | | +125 | * | | * | $^{\circ}\text{C}$ |
| Storage | | -65 | | +150 | * | | * | $^{\circ}\text{C}$ |
| Thermal Resistance (θ_{JA}) | | | | | | | | |
| SO | | | 75 | | | * | | $^{\circ}\text{C/W}$ |

* Same as specification for ADS7809U.

NOTES: (1) LSB means Least Significant Bit. For the $\pm 10\text{V}$ input range, one LSB is $305\mu\text{V}$.

(2) Typical rms noise at worst case transitions and temperatures.

(3) As measured with fixed resistors shown in Figure 4. Adjustable to zero with external potentiometer.

(4) For bipolar input ranges, full-scale error is the worst case of -Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. For unipolar input ranges, full-scale error is the deviation of the last code transition divided by the transition voltage. It also includes the effect of offset error.

(5) All specifications in dB are referred to a full-scale $\pm 10\text{V}$ input.

(6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise + Distortion) degrades to 60dB.


(7) Recovers to specified performance after $2 \cdot \text{FS}$ input overvoltage.

(8) The minimum V_{IH} level for the DATACLK signal is 3V.

PIN ASSIGNMENTS

| PIN # | NAME | DESCRIPTION |
|-------|--------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1 | R1 _{IN} | Analog Input. See Table I and Figure 4 for input range connections. |
| 2 | AGND1 | Analog Ground. Used internally as ground reference point. Minimal current flow. |
| 3 | R2 _{IN} | Analog Input. See Table I and Figure 4 for input range connections. |
| 4 | R3 _{IN} | Analog Input. See Table I and Figure 4 for input range connections. |
| 5 | CAP | Reference Buffer Capacitor. 2.2μF Tantalum to ground. |
| 6 | REF | Reference Input/Output. Outputs internal 2.5V reference. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2μF Tantalum capacitor. |
| 7 | AGND2 | Analog Ground |
| 8 | SB/B $\overline{\text{T}}\text{C}$ | Select Straight Binary or Binary Two's Complement data output format. If HIGH, data will be output in a Straight Binary format. If LOW, data will be output in a Binary Two's Complement format. |
| 9 | EXT/ $\overline{\text{I}}\text{N}\text{T}$ | Select External or Internal Clock for transmitting data. If HIGH, data will be output synchronized to the clock input on DATACLK. If LOW, a convert command will initiate the transmission of the data from the previous conversion, along with 16 clock pulses output on DATACLK. |
| 10 | DGND | Digital Ground |
| 11 | SYNC | Synch Output. If EXT/ $\overline{\text{I}}\text{N}\text{T}$ is HIGH, either a rising edge on R/ $\overline{\text{C}}$ with $\overline{\text{C}}\text{S}$ LOW or a falling edge on $\overline{\text{C}}\text{S}$ with R/ $\overline{\text{C}}$ HIGH will output a pulse on SYNC synchronized to the external DATACLK. |
| 12 | DATACLK | Either an input or an output depending on the EXT/ $\overline{\text{I}}\text{N}\text{T}$ level. Output data will be synchronized to this clock. If EXT/ $\overline{\text{I}}\text{N}\text{T}$ is LOW, DATACLK will transmit 16 pulses after each conversion, and then remain LOW between conversions. |
| 13 | DATA | Serial Data Output. Data will be synchronized to DATACLK, with the format determined by the level of SB/B $\overline{\text{T}}\text{C}$. In the external clock mode, after 16 bits of data, the ADS7809 will output the level input on TAG as long as $\overline{\text{C}}\text{S}$ is LOW and R/ $\overline{\text{C}}$ is HIGH (see Figure 3). If EXT/ $\overline{\text{I}}\text{N}\text{T}$ is LOW, data will be valid on both the rising and falling edges of DATACLK, and between conversions DATA will stay at the level of the TAG input when the conversion was started. |
| 14 | TAG | Tag Input for use in external clock mode. If EXT/ $\overline{\text{I}}\text{N}\text{T}$ is HIGH, digital data input on TAG will be output on DATA with a delay of 16 DATACLK pulses as long as $\overline{\text{C}}\text{S}$ is LOW and R/ $\overline{\text{C}}$ is HIGH. See Figure 3. |
| 15 | R/ $\overline{\text{C}}$ | Read/Convert Input. With $\overline{\text{C}}\text{S}$ LOW, a falling edge on R/ $\overline{\text{C}}$ puts the internal sample-and-hold into the hold state and starts a conversion. When EXT/ $\overline{\text{I}}\text{N}\text{T}$ is LOW, this also initiates the transmission of the data results from the previous conversion. If EXT/ $\overline{\text{I}}\text{N}\text{T}$ is HIGH, a rising edge on R/ $\overline{\text{C}}$ with $\overline{\text{C}}\text{S}$ LOW, or a falling edge on $\overline{\text{C}}\text{S}$ with R/ $\overline{\text{C}}$ HIGH, transmits a pulse on SYNC and initiates the transmission of data from the previous conversion. |
| 16 | $\overline{\text{C}}\text{S}$ | Chip Select. Internally OR'ed with R/ $\overline{\text{C}}$. |
| 17 | B $\overline{\text{U}}\text{S}\text{Y}$ | Busy Output. Falls when a conversion is started, and remains LOW until the conversion is completed and the data is latched into the output shift register. $\overline{\text{C}}\text{S}$ or R/ $\overline{\text{C}}$ must be HIGH when B $\overline{\text{U}}\text{S}\text{Y}$ rises, or another conversion will start without time for signal acquisition. |
| 18 | PWRD | Power Down Input. If HIGH, conversions are inhibited and power consumption is significantly reduced. Results from the previous conversion are maintained in the output shift register. |
| 19 | V _{ANA} | Analog Supply Input. Nominally +5V. Connect directly to pin 20, and decouple to ground with 0.1μF ceramic and 10μF tantalum capacitors. |
| 20 | V _{DIG} | Digital Supply Input. Nominally +5V. Connect directly to pin 19. Must be $\leq V_{\text{ANA}}$. |

PIN CONFIGURATION



| ANALOG INPUT RANGE | CONNECT R1 _{IN} VIA 200Ω TO | CONNECT R2 _{IN} VIA 100Ω TO | CONNECT R3 _{IN} TO | IMPEDANCE |
|--------------------|--------------------------------------|--------------------------------------|-----------------------------|-----------|
| ±10V | V _{IN} | AGND | CAP | 22.9kΩ |
| ±5V | AGND | V _{IN} | CAP | 13.3kΩ |
| ±3.33V | V _{IN} | V _{IN} | CAP | 10.7kΩ |
| 0V to 10V | AGND | V _{IN} | AGND | 13.3kΩ |
| 0V to 5V | AGND | AGND | V _{IN} | 10.0kΩ |
| 0V to 4V | V _{IN} | AGND | V _{IN} | 10.7kΩ |

TABLE I. Input Range Connections. See Figure 4 for complete information.




FIGURE 1. Basic Conversion Timing.

| SYMBOL | DESCRIPTION | MIN | TYP | MAX | UNITS |
|-------------|---------------------------------------------------------------------|-----|-----|--------------|---------------|
| t_1 | Convert Pulse Width | 40 | | 6000 | ns |
| t_2 | $\overline{\text{BUSY}}$ Delay | | | 65 | ns |
| t_3 | $\overline{\text{BUSY}}$ LOW | | | 8 | μs |
| t_4 | $\overline{\text{BUSY}}$ Delay After End of Conversion | | 220 | | ns |
| t_5 | Aperture Delay | | 40 | | ns |
| t_6 | Conversion Time | | 7.6 | 8 | μs |
| t_7 | Acquisition Time | | | 2 | μs |
| $t_6 + t_7$ | Throughput Time | | 9 | 10 | μs |
| t_8 | $\text{R}/\overline{\text{C}}$ LOW to DATACLK Delay | | 450 | | ns |
| t_9 | DATACLK Period | | 440 | | ns |
| t_{10} | Data Valid to DATACLK HIGH Delay | 20 | 75 | | ns |
| t_{11} | Data Valid After DATACLK LOW Delay | 100 | 125 | | ns |
| t_{12} | External DATACLK | 100 | | | ns |
| t_{13} | External DATACLK HIGH | 20 | | | ns |
| t_{14} | External DATACLK LOW | 30 | | | ns |
| t_{15} | DATACLK HIGH Setup Time | 20 | | $t_{12} + 5$ | ns |
| t_{16} | $\text{R}/\overline{\text{C}}$ to $\overline{\text{CS}}$ Setup Time | 10 | | | ns |
| t_{17} | SYNC Delay After DATACLK HIGH | 15 | | 35 | ns |
| t_{18} | Data Valid Delay | 25 | | 55 | ns |
| t_{19} | $\overline{\text{CS}}$ to Rising Edge Delay | 25 | | | ns |
| t_{20} | Data Available after $\overline{\text{CS}}$ LOW | 6 | | | μs |

TABLE II. Conversion and Data Timing. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.




FIGURE 2. Serial Data Timing Using Internal Clock. ($\overline{\text{CS}}$, $\text{EXT}/\overline{\text{INT}}$ and TAG Tied LOW.)

| SPECIFIC FUNCTION | \overline{CS} | R/\overline{C} | \overline{BUSY} | $\overline{EXT}/\overline{INT}$ | DATACLK | PWRD | SB/ \overline{BTC} | OPERATION |
|----------------------------------------------------------|-----------------|------------------|-------------------|---------------------------------|---------|------|----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Initiate Conversion and Output Data Using Internal Clock | 1 > 0 | 0 | 1 | 0 | Output | 0 | x | Initiates conversion "n". Data from conversion "n - 1" clocked out on DATA synchronized to 16 clock pulses output on DATACLK. |
| | 0 | 1 > 0 | 1 | 0 | Output | 0 | x | Initiates conversion "n". Data from conversion "n - 1" clocked out on DATA synchronized to 16 clock pulses output on DATACLK. |
| Initiate Conversion and Output Data Using External Clock | 1 > 0 | 0 | 1 | 1 | Input | 0 | x | Initiates conversion "n". |
| | 0 | 1 > 0 | 1 | 1 | Input | 0 | x | Initiates conversion "n". |
| | 1 > 0 | 1 | 1 | 1 | Input | x | x | Outputs a pulse on SYNC followed by data from conversion "n" clocked out synchronized to external DATACLK. |
| | 1 > 0 | 1 | 0 | 1 | Input | 0 | x | Outputs a pulse on SYNC followed by data from conversion "n - 1" clocked out synchronized to external DATACLK. ⁽¹⁾ Conversion "n" in process. |
| Incorrect Conversions | 0 | 0 | 0 > 1 | x | x | 0 | x | \overline{CS} or R/\overline{C} must be HIGH or a new conversion will be initiated without time for acquisition. |
| | x | x | x | x | x | 0 | x | Analog circuitry powered. Conversion can proceed. |
| Power-Down | x | x | x | x | x | 1 | x | Analog circuitry disabled. Data from previous conversion maintained in output registers. |
| | x | x | x | x | x | x | 1 | |
| Selecting Output Format | x | x | x | x | x | x | 0 | Serial data is output in Binary Two's Complement format. |
| | x | x | x | x | x | x | 1 | Serial data is output in Straight Binary format. |

NOTE: (1) See Figure 3b for constraints on previous data valid during conversion.

TABLE III. Control Truth Table.

| DESCRIPTION | ANALOG INPUT | | | | | | DIGITAL OUTPUT | | | |
|-----------------------------|--------------|--------------|--------------|-------------|------------|------------|----------------------------------------------------|----------|---------------------------------------------|----------|
| | | | | | | | BINARY TWO'S COMPLEMENT (SB/ \overline{BTC} LOW) | | STRAIGHT BINARY (SB/ \overline{BTC} HIGH) | |
| | | | | | | | BINARY CODE | HEX CODE | BINARY CODE | HEX CODE |
| Full-Scale Range | ± 10 | ± 5 | $\pm 3.33V$ | 0V to 10V | 0V to 5V | 0V to 4V | | | | |
| Least Significant Bit (LSB) | 305 μV | 153 μV | 102 μV | 153 μV | 76 μV | 61 μV | | | | |
| +Full Scale (FS - 1LSB) | 9.999695V | 4.999847V | 3.333231V | 9.999847V | 4.999924V | 3.999939V | 0111 1111 1111 1111 | 7FFF | 1111 1111 1111 1111 | FFFF |
| Midscale | 0V | 0V | 0V | 5V | 2.5V | 2V | 0000 0000 0000 0000 | 0000 | 1000 0000 0000 0000 | 8000 |
| One LSB Below Midscale | -305 μV | -153 μV | -102 μV | 4.999847V | 2.499924V | 1.999939V | 1111 1111 1111 1111 | FFFF | 0111 1111 1111 1111 | 7FFF |
| -Full Scale | -10V | -5V | -3.333333V | 0V | 0V | 0V | 1000 0000 0000 0000 | 8000 | 0000 0000 0000 0000 | 0000 |

TABLE IV. Output Codes and Ideal Input Voltages.




FIGURE 3a. Conversion and Read Timing with External Clock. (EXT/INT Tied High.) Read After Conversion.




FIGURE 3b. Conversion and Read Timing with External Clock. (EXT/INT Tied High.) Read During Conversion (Previous Conversion Results).




FIGURE 4a. Offset/Gain Circuits for Unipolar Input Ranges.




FIGURE 4b. Offset/Gain Circuits for Bipolar Input Ranges.

Revision History

| DATE | REVISION | PAGE | SECTION | DESCRIPTION |
|-------|----------|------|--------------------------|----------------------------|
| 10/06 | C | 3 | Absolute Maximum Ratings | CAP and REF were switched. |

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-------------------------|-------------------------|----------------------|--------------|-------------------------|---------|
| ADS7809P | OBSOLETE | PDIP | N | 20 | | TBD | Call TI | Call TI | | | |
| ADS7809PB | OBSOLETE | PDIP | N | 20 | | TBD | Call TI | Call TI | | | |
| ADS7809U | NRND | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | ADS7809U | |
| ADS7809U/1K | NRND | SOIC | DW | 20 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | ADS7809U | |
| ADS7809U/1KE4 | NRND | SOIC | DW | 20 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | ADS7809U | |
| ADS7809UB | NRND | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | ADS7809U B | |
| ADS7809UB/1K | NRND | SOIC | DW | 20 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | ADS7809U B | |
| ADS7809UBE4 | NRND | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | ADS7809U B | |
| ADS7809UBG4 | NRND | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | ADS7809U B | |
| ADS7809UE4 | NRND | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | ADS7809U | |
| ADS7809UG4 | NRND | SOIC | DW | 20 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU-DCC | Level-3-260C-168 HR | -40 to 85 | ADS7809U | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| ADS7809U/1K | SOIC | DW | 20 | 1000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| ADS7809UB/1K | SOIC | DW | 20 | 1000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| ADS7809U/1K | SOIC | DW | 20 | 1000 | 367.0 | 367.0 | 45.0 |
| ADS7809UB/1K | SOIC | DW | 20 | 1000 | 367.0 | 367.0 | 45.0 |

DW (R-PDSO-G20)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MS-013 variation AC.

DW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



4209202-4/F 08/13

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Refer to IPC7351 for alternate board design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

| | |
|------------------------------|--------------------------------------------------------------------------------------|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| OMAP Applications Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

Applications

| | |
|-------------------------------|------------------------------------------------------------------------------------------|
| Automotive and Transportation | www.ti.com/automotive |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Video and Imaging | www.ti.com/video |

TI E2E Community

e2e.ti.com