



## Table of Contents

|                                                |           |                                                                  |           |
|------------------------------------------------|-----------|------------------------------------------------------------------|-----------|
| <b>1 Features</b> .....                        | <b>1</b>  | 8.4 Device Functional Modes.....                                 | <b>16</b> |
| <b>2 Applications</b> .....                    | <b>1</b>  | <b>9 Application and Implementation</b> .....                    | <b>17</b> |
| <b>3 Description</b> .....                     | <b>1</b>  | 9.1 Application Information.....                                 | <b>17</b> |
| <b>4 Revision History</b> .....                | <b>2</b>  | 9.2 Typical Application .....                                    | <b>17</b> |
| <b>5 Voltage Options</b> .....                 | <b>3</b>  | <b>10 Power Supply Recommendations</b> .....                     | <b>20</b> |
| <b>6 Pin Configuration and Functions</b> ..... | <b>4</b>  | <b>11 Layout</b> .....                                           | <b>21</b> |
| <b>7 Specifications</b> .....                  | <b>5</b>  | 11.1 Layout Guidelines .....                                     | <b>21</b> |
| 7.1 Absolute Maximum Ratings .....             | <b>5</b>  | 11.2 Layout Example .....                                        | <b>22</b> |
| 7.2 ESD Ratings.....                           | <b>5</b>  | 11.3 DSBGA Package Assembly and Use .....                        | <b>22</b> |
| 7.3 Recommended Operating Conditions.....      | <b>5</b>  | <b>12 Device and Documentation Support</b> .....                 | <b>23</b> |
| 7.4 Thermal Information .....                  | <b>5</b>  | 12.1 Device Support.....                                         | <b>23</b> |
| 7.5 Electrical Characteristics .....           | <b>6</b>  | 12.2 Documentation Support .....                                 | <b>23</b> |
| 7.6 Typical Characteristics .....              | <b>7</b>  | 12.3 Community Resources.....                                    | <b>23</b> |
| <b>8 Detailed Description</b> .....            | <b>14</b> | 12.4 Trademarks .....                                            | <b>23</b> |
| 8.1 Overview .....                             | <b>14</b> | 12.5 Electrostatic Discharge Caution.....                        | <b>23</b> |
| 8.2 Functional Block Diagram .....             | <b>14</b> | 12.6 Glossary .....                                              | <b>23</b> |
| 8.3 Feature Description.....                   | <b>15</b> | <b>13 Mechanical, Packaging, and Orderable Information</b> ..... | <b>23</b> |

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision I (May 2013) to Revision J                                                                                                                                                                                                                                                                                                                                                                                            | Page     |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------|
| <ul style="list-style-type: none"> <li>Added <i>Device Information</i> and <i>Pin Configuration and Functions</i> sections, <i>ESD Ratings</i> table, <i>Feature Description</i>, <i>Device Functional Modes</i>, <i>Application and Implementation</i>, <i>Power Supply Recommendations</i>, <i>Layout</i>, <i>Device and Documentation Support</i>, and <i>Mechanical, Packaging, and Orderable Information</i> sections .....</li> </ul> | <b>1</b> |


| Changes from Revision H (April 2013) to Revision I                                                         | Page      |
|------------------------------------------------------------------------------------------------------------|-----------|
| <ul style="list-style-type: none"> <li>Changed layout of National Data Sheet to TI format .....</li> </ul> | <b>22</b> |

## 5 Voltage Options

| ORDERABLE DEVICE <sup>(1)(2)</sup> | VOLTAGE OPTION (V) |
|------------------------------------|--------------------|
| LM3691TL-0.75/NOPB                 | 0.75               |
| LM3691TLX-0.75/NOPB                | 0.75               |
| LM3691TL-1.0/NOPB                  | 1                  |
| LM3691TLX-1.0/NOPB                 | 1                  |
| LM3691TL-1.2/NOPB                  | 1.2                |
| LM3691TLX-1.2/NOPB                 | 1.2                |
| LM3691TL-1.5/NOPB                  | 1.5                |
| LM3691TLX-1.5/NOPB                 | 1.5                |
| LM3691TL-1.8/NOPB                  | 1.8                |
| LM3691TLX-1.8/NOPB                 | 1.8                |
| LM3691TL-2.5/NOPB                  | 2.5                |
| LM3691TLX-2.5/NOPB                 | 2.5                |
| LM3691TL-3.3/NOPB                  | 3.3                |
| LM3691TLX-3.3/NOPB                 | 3.3                |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).
- (2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).

## 6 Pin Configuration and Functions



### Pin Functions

| PIN |      | TYPE <sup>(1)</sup> | DESCRIPTION                                                                                                                         |
|-----|------|---------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| NO. | NAME |                     |                                                                                                                                     |
| A1  | EN   | I                   | EN pin. The device is in shutdown mode when voltage to this pin is < 0.4 V and enabled when > 1.2 V. Do not leave this pin floating |
| A2  | VIN  | P                   | Power supply input. Connect to the input filter capacitor. (See <a href="#">Typical Application Circuit</a> .)                      |
| B1  | MODE | I                   | MODE pin: Mode = 1, forced PWM; mode = 0, ECO<br>Do not leave this pin floating.                                                    |
| B2  | SW   | A                   | Switching node connection to the internal PFET switch and NFET synchronous rectifier.                                               |
| C1  | FB   | A                   | Feedback analog input. Connect directly to the output filter capacitor.<br>(See <a href="#">Typical Application Circuit</a> .)      |
| C2  | GND  | G                   | Ground pin.                                                                                                                         |

(1) A: Analog Pin, D: Digital Pin, G: Ground Pin, P: Power Pin, I: Input Pin, I/O: Input/Output, O: Output Pin



## 7.5 Electrical Characteristics

Unless otherwise specified, specifications apply to the LM3691 open-loop [Typical Application Circuit](#) with  $V_{IN} = EN = 3.6\text{ V}$ ; typical limits are for  $T_A = 25^\circ\text{C}$  and minimum and maximum limits apply over the operating ambient temperature range  $(-30^\circ\text{C} \leq T_A = T_J \leq +85^\circ\text{C})$ . <sup>(1)(2)(3)</sup>

| PARAMETER                                   | TEST CONDITIONS                                              | MIN  | TYP  | MAX  | UNIT             |
|---------------------------------------------|--------------------------------------------------------------|------|------|------|------------------|
| $V_{FB}$ Feedback voltage                   | PWM mode<br>no load $V_{OUT} = 1.1\text{ V to }3.3\text{ V}$ | -1%  |      | 1%   |                  |
|                                             | PWM mode<br>no load $V_{OUT} = 0.75\text{ V to }1\text{ V}$  | -10  |      | 10   | mV               |
| $I_{SHDN}$ Shutdown supply current          | $EN = 0\text{ V}$                                            |      | 0.03 | 1    | $\mu\text{A}$    |
| $I_{Q\_ECO}$ ECO mode $I_Q$                 | ECO mode                                                     |      | 64   | 80   | $\mu\text{A}$    |
| $I_{Q\_PWM}$ PWM mode $I_Q$                 | PWM mode                                                     |      | 490  | 600  | $\mu\text{A}$    |
| $R_{DS(on)(P)}$ Pin-pin resistance for PFET | $V_{IN} = V_{GS} = 3.6\text{ V}$ , $I_O = 200\text{ mA}$     |      | 160  | 250  | $\text{m}\Omega$ |
| $R_{DS(on)(N)}$ Pin-pin resistance for NFET | $V_{IN} = V_{GS} = 3.6\text{ V}$ , $I_O = -200\text{ mA}$    |      | 115  | 180  | $\text{m}\Omega$ |
| $I_{LIM}$ Switch peak current limit         | Open loop                                                    | 1250 | 1500 | 1700 | mA               |
| $V_{IH}$ Logic high input                   |                                                              | 1.2  |      |      | V                |
| $V_{IL}$ Logic low input                    |                                                              |      |      | 0.4  | V                |
| $I_{EN,MODE}$ Input current                 |                                                              |      | 0.01 | 1    | $\mu\text{A}$    |
| $F_{SW}$ Switching frequency                | PWM mode                                                     | 3.6  | 4    | 4.4  | MHz              |
| $V_{ON}$ UVLO threshold <sup>(4)</sup>      | $V_{IN}$ rising, $T_A = 25^\circ\text{C}$                    |      | 2.2  | 2.29 | V                |
|                                             | $V_{IN}$ falling                                             |      | 2.1  |      | V                |
| $T_{STARTUP}$ Start time <sup>(5)</sup>     | $T_A = 25^\circ\text{C}$                                     | 70   | 145  | 300  | $\mu\text{s}$    |

(1) All voltages are with respect to the potential at the GND pin.

(2) Minimum and maximum limits are specified by design, test or statistical analysis. Typical numbers represent the most likely norm.


(3) The parameters in the electrical characteristic table are tested under open-loop conditions at  $V_{IN} = 3.6\text{ V}$  unless otherwise specified. For performance over the input voltage range and closed loop condition, refer to the datasheet curves.

(4) The UVLO rising threshold minus the falling threshold is always positive.


(5) Specified by design. Not production tested.

## 7.6 Typical Characteristics


LM3691TL [Typical Application Circuit](#),  $V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 1.8\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $L = 1\text{ }\mu\text{H}$ , 2520, (LQM2HP1R0),  $C_{IN} = C_{OUT} = 4.7\text{ }\mu\text{F}$ , 0603(1608), 6.3 V, (C1608X5R0J475K) unless otherwise noted.




**Figure 1. Quiescent Supply Current vs Supply Voltage No Switching, ECO Mode**




**Figure 2. Quiescent Supply Current vs Supply Voltage No Switching, PWM Mode**




**Figure 3. Shutdown Current vs Temperature**



**Figure 4. Switching Frequency vs Temperature, PWM Mode**




**Figure 5. Output Voltage vs Supply Voltage**




**Figure 6. Output Voltage vs Supply Voltage**

## Typical Characteristics (continued)


LM3691TL [Typical Application Circuit](#),  $V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 1.8\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $L = 1\text{ }\mu\text{H}$ , 2520, (LQM2HP1R0),  $C_{IN} = C_{OUT} = 4.7\text{ }\mu\text{F}$ , 0603(1608), 6.3 V, (C1608X5R0J475K) unless otherwise noted.




**Figure 7. Output Voltage vs Output Current**




**Figure 8. Output Voltage vs Output Current**




**Figure 9. Input Current vs Output Current**



**Figure 10. Input Current vs Output Current**



**Figure 11. Efficiency vs, Output Current, ECO Mode**




**Figure 12. Efficiency vs Output Current, ECO Mode**





## Typical Characteristics (continued)

LM3691TL *Typical Application Circuit*,  $V_{IN} = 3.6\text{ V}$ ,  $V_{OUT} = 1.8\text{ V}$ ,  $T_A = 25^\circ\text{C}$ ,  $L = 1\text{ }\mu\text{H}$ , 2520, (LQM2HP1R0),  $C_{IN} = C_{OUT} = 4.7\text{ }\mu\text{F}$ , 0603(1608), 6.3 V, (C1608X5R0J475K) unless otherwise noted.








## 8 Detailed Description

### 8.1 Overview

The LM3691, a high-efficiency, step-down DC-DC switching buck converter, delivers a constant voltage from either a single Li-Ion or three cell NiMH/NiCd battery to portable devices such as cell phones and PDAs. Using a voltage mode architecture with synchronous rectification, the LM3691 can deliver up to 1000 mA depending on the input voltage and output voltage, ambient temperature, and the inductor chosen.

There are three modes of operation depending on the current required: pulse width modulation (PWM), ECO, and shutdown. The device operates in PWM mode at load currents of approximately 50 mA (typical) or higher. Lighter output current loads cause the device to automatically switch into ECO mode for reduced current consumption and a longer battery life. Shutdown mode turns off the device, offering the lowest current consumption ( $I_{SHUTDOWN} = 0.03 \mu A$  typical). Additional features include soft start, undervoltage protection, current overload protection, and thermal shutdown protection. As shown in [Typical Application Circuit](#), only three external power components are required for implementation.

### 8.2 Functional Block Diagram















## 11 Layout

### 11.1 Layout Guidelines

PC board layout is an important part of DC-DC converter design. Poor board layout can disrupt the performance of a DC-DC converter and surrounding circuitry by contributing to EMI, ground bounce, and resistive voltage loss in the traces. These can send erroneous signals to the DC-DC converter device, resulting in poor regulation or instability. In particular parasitic inductance from extra-long PCB trace lengths can cause additional noise voltages through  $L \times di/dt$  that adversely affect the DC-DC converter device circuitry. Good layout for the LM3691 can be implemented by following a few simple design rules.

1. Place the inductor and filter capacitors close together and make the traces short. The traces between these components carry relatively high switching currents and act as antennas. Following this rule reduces radiated noise.
2. Place the capacitors and inductor close to the LM3691. Place the  $C_{IN}$  capacitor as close to the VIN and GND pads as possible. Place the  $C_{OUT}$  capacitor as close to the VOUT and GND connections as possible.
3. Arrange the components so that the switching current loops curl in the same direction. During the first half of each cycle, current flows from the input filter capacitor, through the buck and inductor to the output filter capacitor and back through ground, forming a current loop. In the second half of each cycle, current is pulled up from ground, through the buck by the inductor, to the output filter capacitor and then back through ground, forming a second current loop. Routing these loops so the current curls in the same direction prevents magnetic field reversal between the two half-cycles and reduces radiated noise.
4. Connect the ground pins of the buck and filter capacitors together using generous component-side copper fill as a pseudo-ground plane. Connect this to the ground-plane (if one is used) with several vias. This reduces ground-plane noise by preventing the switching currents from circulating through the ground plane. It also reduces ground bounce at the buck by giving it a low-impedance ground connection.
5. Use wide traces between the power components and for power connections to the DC-DC converter circuit. This reduces voltage errors by resistive losses across the traces. Even 1 mm of fine trace creates parasitic inductance that can undesirably affect performance from increased  $L \times di/dt$  noise voltages.
6. Route noise sensitive traces, such as the voltage feedback path, away from noisy traces between the power components. The voltage feedback trace must remain close to the buck circuit, must be routed directly from FB to VOUT at the output capacitor, and must be routed opposite to noise components. This reduces EMI radiated onto the voltage feedback trace of the DC-DC converter.














YZR0006



TLA06XXX (Rev C)

D: Max = 1.59 mm, Min = 1.53 mm

E: Max = 1.295 mm, Min = 1.235 mm

4215044/A 12/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  
B. This drawing is subject to change without notice.

